Clock tree design challenges for robust and low power design.

Arjun Rajagopal

Published in: ISPD (2006)

Keyphrases

low power
low cost
high speed
power consumption
design process
signal processing
digital signal processing