• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Aiding to Multimedia Accelerators: A Hardware Design for Efficient Rounding of Binary Floating Point Numbers.

Mahendra RathorVishesh MishraUrbi Chatterjee
Published in: DATE (2023)
Keyphrases
  • floating point
  • hardware design
  • sparse matrices
  • multimedia
  • linear programming
  • fixed point
  • fpga hardware
  • artificial intelligence
  • data structure
  • parallel architectures
  • instruction set