Systolic Array Processing of the Sequential Decoding Algorithm.

C. Y. Chang Kung Yao

Published in: Int. J. High Speed Comput. (1989)

Keyphrases

decoding algorithm
systolic array
parallel architecture
ldpc codes
reconfigurable architecture
data flow
parallel processing
higher order
hardware implementation
noise model
distributed memory
low density parity check