Design and implementation of an embedded 512-KB level-2 cache subsystem.
Jinuk Luke ShinBruce PetrickMandeep SinghAna Sonia LeonPublished in: IEEE J. Solid State Circuits (2005)
Keyphrases
- efficient implementation
- embedded systems
- real time embedded
- implementation issues
- hardware design
- design process
- design methodology
- parallel distributed
- knowledge base
- low cost
- design considerations
- website
- modular design
- hw sw
- hardware implementation
- circuit design
- platform independent
- hardware architecture
- real time