Login / Signup

Parallel interleaver architecture with new scheduling scheme for high throughput configurable turbo decoder.

Guohui WangAida VosoughiHao ShenJoseph R. CavallaroYuanbin Guo
Published in: ISCAS (2013)
Keyphrases