An efficient verification method for a class of multi-phase sequential circuits.

François-Raymond Boyer El Mostapha Aboulhamid Yvon Savaria

Published in: ICECS (2000)

Keyphrases

verification method
model checking
temporal logic
high speed
computationally efficient
decision trees
data sets
machine learning
training data
delay insensitive