An FPGA Solver for SAT-Encoded Formal Verification Problems.

Kenji Kanazawa Tsutomu Maruyama

Published in: FPL (2011)

Keyphrases

formal verification
model checking
sat solving
high speed
np complete
decision problems
hardware implementation
search heuristics
automated verification