Login / Signup
Formal design of an asynchronous DSP counterflow pipeline: a case study in handshake algebra.
Mark B. Josephs
Paul G. Lucassen
Jan Tijmen Udding
Tom Verhoeff
Published in:
ASYNC (1994)
Keyphrases
</>
case study
signal processing
high level synthesis
digital signal processing
query language
user interface
high speed
engineering design
data model
knowledge base
design process
software architecture
test bed
design decisions
parallel architecture
databases
database