A combinatorial architecture for instruction-level parallelism.

Efraim Berkovich Simon Y. Berkovich

Published in: Microprocess. Microsystems (1998)

Keyphrases

level parallelism
instruction set
multi core processors
parallel processing
memory bandwidth
floating point
real time
evolutionary algorithm
low cost