Design and Optimization of the NAND ESD Clamp in CMOS Technology.

Jian Liu Nathaniel Peachey

Published in: IRPS (2019)

Keyphrases

cmos technology
low power
low power consumption
computer vision
case study
user interface
high speed
power consumption
power dissipation
real time
signal processing
design process
embedded systems
design methodology
single chip