Comparative Analysis between Verilog and Chisel in RISC-V Core Design and Verification.