Login / Signup
A power optimized decimator architecture for cascaded sigma-delta analog-to-digital converters.
Markus Becker
Knut Heiber
Maurits Ortmanns
Yiannos Manoli
Published in:
ICECS (2003)
Keyphrases
</>
sigma delta
high order
matlab simulink
image sensor
low cost
power consumption
image analysis
mathematical model
image enhancement
control strategy
dynamic range