A Unified Parallel CORDIC-Based Hardware Architecture for LSTM Network Acceleration.

Nadya A. Mohamed Joseph R. Cavallaro

Published in: IEEE Trans. Computers (2023)

Keyphrases

computing systems
hardware architecture
field programmable gate array
parallel computing
processing elements
digital computer
hardware implementation
network structure
hardware architectures
massively parallel
artificial intelligence
data transfer
parallel processing