Login / Signup
Measuring the effect of track count and wire segment length on the layout area of switch blocks for tile-based FPGAs.
Sajjad Rostami Sani
Andy Gean Ye
Published in:
Microprocess. Microsystems (2022)
Keyphrases
</>
database
neural network
learning algorithm
information systems
image sequences
feature vectors
low cost
fixed length
dct coefficients