Login / Signup

Pipelined parallel test structure for mixed-signal SoCs.

Yang JinHong WangZhengliang LvShiyuan Yang
Published in: ETS (2010)
Keyphrases
  • computer vision
  • parallel implementation
  • real time
  • signal processing
  • parallel architecture