Read/Write Disturbance-Aware Design for MLC STT-RAM-based Cache.

Yao-Hung HuangJen-Wei Hsieh
Published in: RTCSA (2021)