Small area VLSI architecture for deblocking filter of HEVC.

Masashi Tomida Yutaro Tanida Tian Song Takashi Shimamoto

Published in: ICCE-Berlin (2015)

Keyphrases

vlsi architecture
low power
deblocking filter
low complexity
vlsi implementation
real time
multiscale
low cost
high speed
high quality
power consumption