Interpolated VCO design for a low bandwidth, low-jitter, self-biased PLL in 45 nm CMOS.