Login / Signup
A comparison of low power architectures for digital delay measurement.
Franco Martin-Pirchio
Alfonso Chacon-Rodriguez
Pedro Julián
Pablo Sergio Mandolesi
Published in:
ISVLSI (2007)
Keyphrases
</>
low power
mixed signal
power consumption
low cost
high speed
power dissipation
single chip
vlsi circuits
wireless transmission
high power
low power consumption
logic circuits
image sensor
digital signal processing
vlsi architecture
delay insensitive
multi channel
cmos image sensor
ultra low power