Login / Signup

A high-voltage DC bias architecture implementation in a 17 Gbps low-power common-cathode VCSEL driver in 80 nm CMOS.

László SzilágyiGuido BelfioreRonny HenkerFrank Ellinger
Published in: ISCAS (2015)
Keyphrases