• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Towards On-Chip Learning for Low Latency Reasoning with End-to-End Synthesis.

Vito Giovanni CastellanaNicolas Bohm AgostiniAnkur LimayeVinay AmatyaMarco MinutoliJoseph B. ManzanoAntonino TumeoSerena CurzelMichele FioritoFabrizio Ferrandi
Published in: ASP-DAC (2023)
Keyphrases
  • end to end
  • high bandwidth
  • low latency
  • high speed
  • low cost
  • multipath
  • real time
  • multimedia
  • shortest path