Login / Signup

Implementation of efficient portable low delay adder using FPGA.

Mohamed BarakatWaleed SaadMona ShokairMohamed F. Elkordy
Published in: ICM (2016)
Keyphrases
  • low delay
  • efficient implementation
  • computationally efficient
  • hardware implementation
  • hardware architecture
  • video coding
  • multiscale