Login / Signup

Design and FPGA implementation of block synchronizer for Viterbi decoder.

Satish SharmaSunil KulkarniH. S. VasudevamurthyN. Valarmathi
Published in: ICACCI (2013)
Keyphrases
  • fpga implementation
  • hardware implementation
  • field programmable gate array
  • hidden markov models
  • distributed systems
  • design process
  • image processing algorithms
  • machine learning
  • case study
  • low complexity