Login / Signup
Modeling reconfiguration in a FPGA with a hardwired network on chip.
Muhammad Aqeel Wahlah
Kees Goossens
Published in:
IPDPS (2009)
Keyphrases
</>
network on chip
low cost
signal processing
hardware implementation
image processing
wireless networks
routing algorithm