A case for hardware-supported sub-cache line accesses.

Christopher Schmidt Markus Dreseler Berkin Akin Amithaba Roy

Published in: DaMoN (2018)

Keyphrases

memory access
low cost
hardware and software
memory hierarchy
line segments
prefetching
access patterns
vlsi implementation
website
query processing
case base
back end
computing systems
massively parallel
hit rate