Login / Signup
Design of a high-speed RSA encryption processor with built-in table for residue calculation of redundant binary numbers.
Nobuhiro Tomabechi
Teruki Ito
Published in:
ISCAS (2000)
Keyphrases
</>
high speed
case study
database
design process
user interface
real time
multi class
software architecture
single chip