Integrated charge sensitive amplifier with pole-zero cancellation circuit for high rates.

Pawel Grybos Marek Idzik Krzysztof Swientek Piotr Maj

Published in: ISCAS (2006)

Keyphrases

high speed
machine learning
data sets
databases
neural network
image processing
case study
circuit design
delay insensitive