Login / Signup
A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes.
Xiao-Ping Cui
Weiqiang Liu
Dong Wenwen
Fabrizio Lombardi
Published in:
ARITH (2016)
Keyphrases
</>
floating point
fixed point
error correcting
database
parallel processing
error correction
shared memory
error correcting codes
parallel genetic algorithm
data mining
search engine
computational complexity
massively parallel
graphics processing units