Sign in
INTERPRET: Inter-Warp Register Reuse for GPU Tensor Core.
Jae Seok Kwak
Myung Kuk Yoon
Ipoom Jeong
Seunghyun Jin
Won Woo Ro
Published in:
PACT (2023)
Keyphrases
</>
real time
high order
higher order
parallel processing
parallel computing
diffusion tensor
data sets
neural network
graphics processing units
parallel computation
gpu accelerated
software engineering
general purpose
dimensionality reduction
graphics processors
cluster of workstations