Sign in
IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions.
Yuze Wang
Peng Liu
Yingtao Jiang
Published in:
IET Inf. Secur. (2022)
Keyphrases
</>
instruction set architecture
real time
management system
distributed systems
instruction set
processor core