Login / Signup

IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions.

Yuze WangPeng LiuYingtao Jiang
Published in: IET Inf. Secur. (2022)
Keyphrases
  • instruction set architecture
  • real time
  • management system
  • distributed systems
  • instruction set
  • processor core