A fast adder-based multiplication unit for customised digital signal processors.

Luc de Vos Rajeev Jain Hugo De Man Walter Ulbrich

Published in: ICASSP (1986)

Keyphrases

digital signal processors
real time
floating point
data flow
website
pattern matching
processing units
field programmable gate array
arithmetic operations