Sign in

A passive equalizer and its design methodology for global interconnects in VLSIs.

Moritoshi YasunagaNaoki YokoshimaIkuo Yoshihara
Published in: VLSI-SoC (2016)
Keyphrases