Login / Signup

1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication Applications.

An LiPeter HailesRobert G. MaunderBashir M. Al-HashimiLajos Hanzo
Published in: IEEE Access (2016)
Keyphrases