Cracking the DES Cipher with Cost-Optimized FPGA Devices.

Jaroslaw Sugier

Published in: DepCoS-RELCOMEX (2019)

Keyphrases

mobile devices
low cost
high speed
hardware design
real time
field programmable gate array
embedded systems
hardware implementation
total cost
high cost
expected cost
parallel hardware
cost sensitive
signal processing
hardware architecture
real time image processing
low power consumption
neural network