A Hardware-Efficient Parallel Architecture for HEVC Deblocking Filter.

Lella Aicha Ayadi Wided Boubakri Hassen Loukil Nouri Masmoudi

Published in: SSD (2019)

Keyphrases

parallel architecture
hardware implementation
parallel processing
low cost
deblocking filter
real time
pattern recognition
low complexity