A tri-level parallel architecture for NAND flash storage system.

Guojie Qin Min Xie Guoman Liu Long Jiao Boxiang Zhou

Published in: BMEI (2012)

Keyphrases

parallel architecture
parallel processing
hardware implementation
systolic array
high level synthesis
shared memory
multi agent
storage devices