A defect tolerant systolic array implementation for real time image processing.

V. Hecht Karsten Rönner Peter Pirsch

Published in: ASAP (1991)

Keyphrases

real time image processing
systolic array
parallel architecture
implementation details
neural network
efficient implementation
data sets
e learning
image processing
embedded systems
implementation issues