Login / Signup
Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine.
Yu-Hsuan Lee
Meng-Ren Huang
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2018)
Keyphrases
</>
frame rate
computational complexity
real time
video sequences
dynamic programming
hardware implementation
similarity measure
motion segmentation
hardware architecture
video rate
real time video processing