Login / Signup
Automating Verification of Loops by Parallelization.
Tobias Gedell
Reiner Hähnle
Published in:
LPAR (2006)
Keyphrases
</>
model checking
face verification
parallel processing
computer vision
shared memory
formal methods
signature verification
formal verification
concurrent systems
genetic algorithm
data structure
learning environment
asynchronous circuits
parallel implementations
false acceptance