Login / Signup

Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems.

Mimi XieMengying ZhaoChen PanHehe LiYongpan LiuYoutao ZhangChun Jason XueJingtong Hu
Published in: CODES+ISSS (2016)
Keyphrases
  • management system
  • high speed
  • energy consumption
  • instruction set
  • real time
  • expert systems
  • computer systems
  • data access
  • application level
  • high end
  • multithreading
  • memory access