Login / Signup
Improving Power & Latency Metrics for Hardware Trojan Detection During High Level Synthesis.
Shathanaa Rajmohan
Ramasubramanian Natarajan
Published in:
ICCCNT (2018)
Keyphrases
</>
high level synthesis
low cost
detection algorithm
real time
power consumption
low latency
parallel architecture
computer systems
heterogeneous computing
artificial intelligence
hardware and software
computational power
ibm power processor
image processing
autonomous agents
embedded systems