Login / Signup
Automatic layout algorithms for function blocks of CMOS gate arrays.
Shigeo Noda
Hitoshi Yoshizawa
Etsuko Fukuda
Haruo Kato
Hiroshi Kawanishi
Takashi Fujii
Published in:
DAC (1985)
Keyphrases
</>
orders of magnitude
learning algorithm
significant improvement
computational cost
computationally efficient
theoretical analysis
benchmark datasets
times faster
genetic algorithm
image processing
objective function
low cost
fully automatic