A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier.

Published in: IEICE Electron. Express (2015)

Keyphrases