Login / Signup

An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank.

Ravindra K. SandeAnantharaman Balasubramanian
Published in: ISCAS (3) (2004)
Keyphrases