Login / Signup

A systolic architecture for fast stack sequential decoders.

Pierre LavoieDavid HaccounYvon Savaria
Published in: IEEE Trans. Commun. (1994)
Keyphrases