Login / Signup
A capacitive-coupling technique with phase noise and phase error reduction for multi-phase clock generation.
Feng Zhao
Fa Foster Dai
Published in:
CICC (2014)
Keyphrases
</>
error reduction
feature selection