Formal verification of automotive embedded software.

Vassil Todorov Frédéric Boulanger Safouan Taha

Published in: FormaliSE@ICSE (2018)

Keyphrases

formal verification
embedded software
model checking
development projects
embedded systems
software architecture
model checker
bounded model checking
automated verification
symbolic model checking
sequence diagrams
real time
low cost
temporal logic