Hardware Accelerator for Dual Standard Deblocking Filter.

P. Saravanan B. Syndia Priyadarshini P. Vignesh Kanna P. Vaishnavi

Published in: VLSI Design (2021)

Keyphrases

real time
low cost
deblocking filter
field programmable gate array
image sequences
feature extraction
feature vectors
motion compensation