Login / Signup
Synchronization in a Multilevel CMOS Time-to-Digital Converter.
Jussi-Pekka Jansson
Antti Mäntyniemi
Juha Kostamovaara
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2009)
Keyphrases
</>
analog to digital converter
circuit design
data conversion
low voltage
phase locked loop
cmos image sensor
high speed
power supply
low power
low cost
cmos technology
single phase
dynamic range
digital media
mixed signal
high voltage
power consumption
phase locked