A Design of 6-bit 125-MS/s SAR ADC in 0.13-µm MM/RF CMOS Process.

R. Rajendran P. V. Ramakrishna

Published in: ISED (2012)

Keyphrases

analog to digital converter
case study
low cost
computer aided
building blocks
frequency domain
engineering design
design considerations